Thank you. A couple of other suggestions for improvements in the datasheet for things that seemed confusing: Better document the unusual SPI register read behavior where 16 bits must be read with the initial 8 bits ignored. There is only one small mention of this critical fact and it's embedded and not easily noticed. See page 141. Please note that the first byte received from the device via the SDO line correspond to a dummy byte and the 2nd byte correspond to the value read out of the specified register address. That means, for a basic read operation two bytes have to be read and the first has to be dropped and the second byte must be interpreted. In the register detailed descriptions identity all the bits. There are numerous cases where only the funtional bits are identified and often it's not clear that some bits are skipped - leading to easy mistakes. For bits that are not valid identify them as "reserved" or "not used". For example INT1_IO_CTRL and INT2_IO_CTRL only define bits 1-4 but it's easy to misread this as the first nibble. Or INT_STATUS_1 which defines every bit but 3 and 4. So not saying the datasheet is incorrect in these cases, but it could be more clear and easier to interpret if all the bits were defined - even as "reserved".
... View more